EE 435

Lecture 37

ADC Design


Analog to Digital Converters


The conversion from analog to digital in most ADCs is done with comparators



ADC design is primarily involved with designing comparators and embedding these into circuits that are robust to nonideal effects


Nyquist Rate





Sampling Clock

Over-Sampled



Over-sampling ratios of 128:1 or 64:1 are common Dramatic reduction in quantization noise effects Limited to relatively low frequencies

ADC Types

Nyquist Rate

Over-Sampled

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Successive Approximation
- Folded
- Dual Slope

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

Review from Last Lecture ADC Types

Nyquist Rate


- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

Over-Sampled

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time
 - All have comparable conversion rates

Basic approach in all is very similar

Review from Last Lecture Flash ADC



Flash ADC

Asynchronous operation (benefit or liability?)

Vulnerable to missing codes

High number of comparators needed

R-string area requires considerable area and source of INL limitations

Offset voltage of comparators of concern


Simultaneous switching of large number of comparators can cause supply glitches Large parasitic capacitance on V_{IN} pin

Bubbles in output can occur

Metastability an issue

Power dissipation can be large

Flash ADC with Front-End S/H



Prevents input to ADC from changing during sampling (Synchronous instead of Asynchronous)

Performance of ADC can be no better than that of the S/H

Significant amount of effort and power may go into the S/H


Comparators


High-Gain Saturating Amplifier

Clocked Comparator


Linear High-gain Amplifier

Regenerative Feedback Amplifier






Regenerative Comparators



Differential




Single-Ended

Regenerative Feedback

Large offset voltage (100mV or more)


Previous-decision affects offset




Forcing $V_{OUT}=V_{IN}$ (by closing switch φ) forces the amplifier to operate at the trip point

Concept applicable irrespective of how large the gain of the amplifier is

But power dissipation may be high when ϕ is activated







Preamplifier with offset compensation

Ideally removes all offset effects

May not have a large enough gain

Regenerative latch often used







Preamplifier with offset compensation and regenerative latch

Gain of preamplifier may still not be large enough


Clocked Comparator with Regenerative Feedback



Regenerative Comparators




Differential





Single-Ended

- Regenerative feedback often used to force decision when differential inputs are small
- Several variants of clocked comparators are available
- Important to not have trip point dependent upon previous comparison results
- Often one or more linear gain stages precede the regenerative stage
- Power dissipation can be small in regenerative feedback comparators
- Large offset voltage (100mV or more) common for regenerative feedback comparators

Clocked Comparator with Regenerative Feedback







Flash ADC Summary

Flash ADC Very fast Simple structure Usually Clocked Bubble Removal Important Seldom over 6 or 7 bits of resolution


- Flash ADC has some really desirable properties (simple and fast)
- Wouldn't it be nice if we could derive most of the benefits of the FLASH ADC without the major limitations

To be practical at higher resolution, must address the major limitation of the FLASH ADC

Major Limitation of FLASH ADC at higher resolutions?


Number of comparators increases geometrically --- 2ⁿ

Two-Step Flash ADC




Can operate asynchronously (either after first S/H or even w/o S/H)

Reduces the number of comparators significantly Reduces complexity of thermometer to binary converter Residue signal at input to second Flash ADC is small Difference block is a linear module that must be accurate Have added a DAC that must have accuracy at the overall ADC resolution level Speed of difference amplifier and DAC limit speed of ADC Sequential clocking of ADC_1 and ADC_2 limits speed of ADC




Speed of A of concern Considerable power dissipation in A amplifier

Three-Step Flash ADC with Interstage Gain and S/H




- S/H frees first stage to take another sample during second stage conversion
- This has a pipelining capability


Three-Step Flash ADC with Interstage Gain and S/H




Same structure, different grouping!

Three-Step Flash ADC with Interstage Gain








Pipelined ADC





Pipelined ADC















$$V_{O} = \begin{cases} 2V_{IN} + \frac{V_{REF}}{2} & V_{IN} < 0 \\ \\ 2V_{IN} - \frac{V_{REF}}{2} & V_{IN} > 0 \end{cases}$$


Transfer Characteristics for 1 bit/stage

















$$\begin{aligned} \mathbf{Q}_1 &= \mathbf{C}_1 \Big(\mathbf{V}_{\mathrm{IN}} - \mathbf{V}^+ \Big) \\ \mathbf{Q}_2 &= \mathbf{C}_2 \Big(\mathbf{V}_{\mathrm{IN}} - \mathbf{V}^+ \Big) \end{aligned}$$



During Φ_2






Define Q_{1T} to be the charge transferred from C_1 during phase Φ_2


$$Q_{1T} = C_1 (V_{1N} - V^+) - C_1 (V_X - V^+) = C_1 (V_{1N} - V_X)$$

Define $Q_{2\text{F}}$ to be the total charge on C_2 during phase Φ_2

$$Q_{2F} = Q_2 + Q_{1T} = C_2 (V_{1N} - V^+) + C_1 (V_{1N} - V_X) = (C_1 + C_2) V_{1N} - C_2 V^+ - C_1 V_X$$



Consider the following circuit




$$V_{OUTF} = \left(1 + \frac{C_1}{C_2}\right) V_{IN} - \frac{C_1}{C_2} V_X$$

If
$$C_1 = C_2 = C$$
 and $V_X = -\frac{V_{REF}}{2}$

$$V_{OUTF} = 2V_{IN} + \frac{V_{REF}}{2}$$

Consider the following circuit




2

Likewise

If
$$C_1 = C_2 = C$$
 and $V_X = \frac{V_{REF}}{2}$
 $V_{OUTF} = 2V_{IN} - \frac{V_{REF}}{2}$


Observe





$$V_{O} = \begin{cases} 2V_{IN} + \frac{V_{REF}}{2} \\ 2V_{IN} - \frac{V_{REF}}{2} \end{cases}$$

 $V_{IN} < 0$ $V_{IN} > 0$


1-bit/Stage Pipeline Implementation








1-bit/Stage Pipeline Implementation



Pipelined ADC



- Pipelined structure is widely used
- More than one bit/stage is often used
- Optimal number of bits/stage still an area of debate
- Conceptually can simply design one stage and then copy/paste to increase resolution
- Accuracy (and correspondingly power) in latter stages dramatically reduced
- Most power consumed in op amps
- Power dominantly allocated to S/H and MSB stages



Stay Safe and Stay Healthy !

End of Lecture 37

ADC Types


Nyquist Rate

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

Over-Sampled

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

Cyclic (Algorithmic) ADC



- Re-use Pipelined Stage
- Small amount of hardware
- Effective thru-put decreases


ADC Types

Nyquist Rate

Over-Sampled

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope


- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time



X_{OUT}

Interpolating ADC

- Amplifiers are finite-gain saturating
- Shown for 4-bit
- Clocked comparators usually regenerative
- Reduces Offset Requirements for Comparators



ADC Types


Nyquist Rate

Over-Sampled

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

SAR ADC



- DAC Controller may be simply U/D counter
- Binary search controlled by Finite State Machine is faster
- SAR ADC will have no missing codes if DAC is monotone
- Not very fast but can be small

ADC Types

Nyquist Rate

Over-Sampled


- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

And Single Slope

Single-Slope ADC

Sometimes Termed Integrating ADC



Falling edge of ϕ synchronous with respect to falling edge of C_{LK}

Can convert asynchronously wrt C_{CLK} or can be a clocked ADC where conversion clock signal is synchronous wrt C_{CLK} .

Output valid when comparator output goes low


Note V_{REF} not explicitly shown in ADC architecture

Single-Slope ADC

Operation:

Assume $V_X(t_{CONV})=0$

$$V_{X}(t) = \frac{1}{C} \int_{t_{CONV}}^{t} I_{X} dt = \frac{I_{X}}{C} (t - t_{CONV})$$
(1)



Assume $I_X, V_{REF}, R, C, T_{CLK}$ are selected to satisfy the relationship

$$V_{\text{REF}} = \frac{1}{C} \int_{t_{\text{CONV}}}^{t_{\text{CONV}}+2^{n}} I_{X} dt = \frac{I_{X}}{C} 2^{n} T_{\text{CLK}} \qquad \text{thus} \qquad V_{\text{LSB}} = \frac{V_{\text{REF}}}{2^{n}} = \frac{I_{X}}{C} T_{\text{CLK}} \qquad (2)$$

Comparator will stop counter when $V_X = V_{IN}$ and counter output will be $X_{OUT} = k$


thus $V_{X}(t_{CONV} + kT_{CLK}) = V_{IN} + \epsilon$ where $0 < \epsilon < V_{LSB}$

It follows from (1) that

$$V_{X}(t_{CONV} + kT_{CLK}) = \frac{I_{X}}{C}kT_{CLK} = V_{IN} + \varepsilon$$
(3)

And finally from (2) and (3) that

$$V_{\text{IN}} = k \left(\frac{I_{\text{X}}}{C} T_{\text{CLK}} \right) - \epsilon \cong \frac{k}{2^{n}} V_{\text{REF}}$$




Benefits: Very simple structure and can provide a low-cost easy solution for low speed applications

Limitations:


- Process variations make it difficult to satisfy (1)
- C is large and must be off chip
- Linearity of C important (since off-chip)
- Nonlinearity in I_X degrades performance
- R_{OUT} of I_X degrades performance
- Slow
- Not widely used

Options for improving performance:

- Introduce self-calibration cycle to satisfy (1) by trimming I_X or C
- Use high-impedance current source
- Use OP-Amp Based RC integrator



- Output valid when comparator output transitions to Low
- Must set RC time constants and CCLK so output does not saturate
- Shown as noninverting integrator but slight modification will also work with inverting integrator
- Other integrator structures could be used
- Can leave one or more clock cycles between integrate up and integrate down



During ϕ_1 , integrate V_{IN} for time 2ⁿT_{CLK}

At end of integrate up interval,

$$V_{OUT}\left(2^{n}T_{CLK}\right) = \frac{1}{RC}V_{IN}2^{n}T_{CLK}$$


Reset counter at time 2ⁿT_{CLK}

During ϕ_2 , integrate -V_{IN} until comparator goes low and count clock transitions during down integration interval. At time comparator changes states, V_{OUT}=0 and code in counter is k

$$0 = \frac{1}{RC} \int_{t_{CONV}}^{t_{CONV}+2^{n}} T_{CLK} V_{IN} dt - \frac{1}{RC} \int_{t_{CONV+2^{n}}}^{t_{CONV}+2^{n}} V_{REF} dt \qquad \Longrightarrow \qquad \frac{1}{RC} V_{IN} 2^{n} T_{CLK} = \frac{1}{RC} V_{REF} k T_{CLK} V_{REF} dt$$

Solving, obtain:

$$V_{IN} = \frac{k}{2^n} V_{REF}$$



Benefits

- Not dependent upon R, C, or T_{CLK} (provided integrator does not saturate)
- Very simple structure that can give good results and cost can be low
- Inherently monotone

Limitations:

- Capacitor large and likely must be off-chip
- Linearity of capacitor is important (particularly of concern when off-chip)
- Slow
- Not widely used



Stay Safe and Stay Healthy !

End of Lecture 37